Our Fractional-N PLL is production proven with the highest volumes of any mixed signal IP; Collaboration with Intel Foundry Services has helped us port this PLL to Intel 16 with silicon expected soon
Our Fractional-N PLL is production proven with the highest volumes of any mixed signal IP; Collaboration with Samsung Foundry has helped us provide silicon proven FRAC PLLs in 28FDSOI, 10LPP/LPE, 7LPP, and 5LPP with 4LPE silicon expected soon
This paper introduces Silicon Creations fast-Frequency-hopping clock Generator (“FG”) and Delay-to-Digital converter (“DDC”) silicon IP products, along with some typical performance metrics and applications.
Brief introductions to our company and product lines provided at "Virtual DAC" 2020
Presented at ICCAD 2019
Presented at Mentor U2U conference 2018 in San Jose, CA
Presented at the Mentor 2018 Forums
Presented at ICCAD 2018
Presented at DAC 2019
Randy Caplan, Executive VP at Silicon Creations discusses 5nm FinFET design
Andrew Cole, VP at Silicon Creations discusses high performance clocking and SerDes solutions.
Jeff Galloway, VP at Silicon Creations, highlights the challenges, best practices and simulation results involved with a 28nm, 4-lane, 250Mb/s to 12.7Gb/s SERDES design using the AFS Platform at the Mentor U2U Conference in Apr 2016
Paper explaining the alphabet soup of automotive safety and how this is assured for IP and using some 7nm IPs to illustrate reliability simulations. Also provides a protocol for pre-qualifying IP reducing the risk of the full chip failing AEC-Q100 qualification due to the IP.