Resource Library

< Back to all resources


Supply Noise Induced Jitter - Don't Let it Kill your Chip

October 11, 2015

Silicon Creations gave a talk at the September 2015 IPSoC event in Shanghai. The presentation is about a problem we at Silicon Creations have seen quite often when our, or others’ PLLs are used in complex SoCs. Although the design team usually implements the PLL correctly in the chip with the right supplies connected the right ways, we have often seen that designers overlook the significant impact that their floorplan and power supply plan have on the clock as it travels from the PLL to the circuits the PLL is clocking. This is the impact of the SoCsupply noise on the quality of the clock.  

Click here to view this paper.

Get the latest news from Silicon Creations.

Sign up for our newsletter To receive informative, innovative content like this in your Inbox.